INTEGRATED CIRCUITS

DATA SHEET

74HC2G02; 74HCT2G02 Dual 2-input NOR gate

Product specification

2002 Jul 10





Dual 2-input NOR gate

74HC2G02; 74HCT2G02

FEATURES

- Wide supply voltage range from 2.0 to 6.0 V
- · Symmetrical output impedance
- · High noise immunity
- · Low power dissipation
- Balanced propagation delays
- Very small 8 pins package
- · Output capability: standard.

DESCRIPTION

The 74HC2G/HCT2G02 is a high-speed Si-gate CMOS device.

The 74HC2G/HCT2G02 provides the 2-input NOR function.

QUICK REFERENCE DATA

GND = 0 V; T_{amb} = 25 °C; t_r = $t_f \le 6.0$ ns.

SYMBOL	PARAMETER	CONDITIONS	TYP	UNIT	
	IANAMETER	CONDITIONS	HC2G02	HCT2G02	ONIT
t _{PHL} /t _{PLH}	propagation delay nA, nB to nY	C _L = 15 pF; V _{CC} = 5 V	9	12	ns
C _I	input capacitance		1.5	1.5	pF
C _{PD}	power dissipation capacitance per gate	notes 1 and 2	10	10	pF

Notes

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

$$P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \sum (C_L \times V_{CC}^2 \times f_o)$$
 where:

 f_i = input frequency in MHz;

f_o = output frequency in MHz;

C_L = output load capacitance in pF;

N = total switching outputs;

V_{CC} = supply voltage in Volts;

 $\sum (C_L \times V_{CC}^2 \times f_o) = \text{sum of outputs.}$

2. For HC2G02 the condition is $V_I = GND$ to V_{CC} .

For HCT2G02 the condition is V_I = GND to V_{CC} – 1.5 V.

FUNCTION TABLE

See note 1.

INF	INPUT					
nA	nB	nY				
L	L	Н				
L	Н	L				
Н	L	L				
Н	Н	L				

Note

1. H = HIGH voltage level;

L = LOW voltage level.

Dual 2-input NOR gate


74HC2G02; 74HCT2G02


ORDERING INFORMATION


TYPE NUMBER	PACKAGE									
I TPE NOWIBER	TEMPERATURE RANGE	PINS	PACKAGE	MATERIAL	CODE	MARKING				
74HC2G02DP	–40 to +125 °C	8	TSSOP8	plastic	SOT505-2	H02				
74HCT2G02DP	−40 to +125 °C	8	TSSOP8	plastic	SOT505-2	T02				


PINNING

PIN	SYMBOL	DESCRIPTION
1	1A	data input 1A
2	1B	data input 1B
3	2Y	data output 2Y
4	GND	ground (0 V)
5	2A	data input 2A
6	2B	data input 2B
7	1Y	data output 1Y
8	V _{CC}	supply voltage









Dual 2-input NOR gate

74HC2G02; 74HCT2G02

RECOMMENDED OPERATING CONDITIONS

CVMDOL	PARAMETER	CONDITIONS	74HC2G02			74	4HCT2G	02	UNIT
SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	UNII
V _{CC}	supply voltage		2.0	5.0	6.0	4.5	5.0	5.5	V
VI	input voltage		0	_	V _{CC}	0	_	V _{CC}	V
Vo	output voltage		0	_	V _{CC}	0	_	V _{CC}	٧
T _{amb}	operating ambient temperature	see DC and AC characteristics per device	-40	+25	+125	-40	+25	+125	°C
t _r , t _f	input rise and fall times	V _{CC} = 2.0 V	_	_	1000	_	_	-	ns
		V _{CC} = 4.5 V	_	6.0	500	_	6.0	500	ns
		V _{CC} = 6.0 V	_	_	400	_	_	_	ns

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 60134); voltages are referenced to GND (ground = 0 V).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _{CC}	supply voltage		-0.5	+7.0	V
I _{IK}	input diode current	$V_I < -0.5 \text{ V or } V_I > V_{CC} + 0.5 \text{ V}; \text{ note 1}$	_	±20	mA
I _{OK}	output diode current	$V_O < -0.5 \text{ V or } V_O > V_{CC} + 0.5 \text{ V}; \text{ note 1}$	-	±20	mA
Io	output source or sink current	$-0.5 \text{ V} < \text{V}_{\text{O}} < \text{V}_{\text{CC}} + 0.5 \text{ V}$; note 1	_	25	mA
I _{CC}	V _{CC} or GND current	note 1	_	50	mA
T _{stg}	storage temperature		-65	+150	°C
P _D	power dissipation per package	for temperature range from –40 to +125 °C; note 2	_	300	mW

Notes

- 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
- 2. Above 110 $^{\circ}$ C the value of P_D derates linearly with 8 mW/K.

Dual 2-input NOR gate

74HC2G02; 74HCT2G02

DC CHARACTERISTICS

Type 74HC2G02

Over recommended operating conditions; voltages are referenced to GND (ground = 0 V).

		TEST CONDIT	IONS	T _{amb} (°C)							
SYMBOL	PARAMETER				25		-40 t	o +85	-40 to	o +125	UNIT
		OTHER V _{CC}	V _{CC} (V)	MIN.	TYP.	MAX.	MIN.	MAX.	MIN.	MAX.	
V _{IH}	HIGH-level input		2.0	1.5	1.2	_	1.5	_	1.5	_	٧
	voltage		4.5	3.15	2.4	_	3.15	_	3.15	_	V
			6.0	4.2	3.2	_	4.2	_	4.2	_	V
V _{IL}	LOW-level input		2.0	_	0.8	0.5	_	0.5	_	0.5	٧
	voltage		4.5	_	2.1	1.35	_	1.35	_	1.35	٧
			6.0	_	2.8	1.8	_	1.8	_	1.8	٧
V _{OH}	HIGH-level output voltage	$V_I = V_{IH} \text{ or } V_{IL};$ $I_O = -20 \mu A$	2.0	1.9	2.0	_	1.9	_	1.9	_	\ \
		$V_I = V_{IH} \text{ or } V_{IL};$ $I_O = -20 \mu A$	4.5	4.4	4.5	_	4.4	_	4.4	_	V
		$V_I = V_{IH} \text{ or } V_{IL};$ $I_O = -20 \mu A$	6.0	5.9	6.0	_	5.9	_	5.9	_	V
		$V_I = V_{IH} \text{ or } V_{IL};$ $I_O = -4.0 \text{ mA}$	4.5	4.18	4.32	_	4.13	_	3.7	_	V
		$V_I = V_{IH}$ or V_{IL} ; $I_O = -5.2$ mA	6.0	5.68	5.81	_	5.63	_	5.2	_	V
V _{OL}	LOW-level output voltage	$V_I = V_{IH} \text{ or } V_{IL};$ $I_O = 20 \mu\text{A}$	2.0	_	0	0.1	_	0.1	_	0.1	V
		$V_I = V_{IH} \text{ or } V_{IL};$ $I_O = 20 \mu\text{A}$	4.5	_	0	0.1	_	0.1	_	0.1	V
		$V_I = V_{IH} \text{ or } V_{IL};$ $I_O = 20 \mu\text{A}$	6.0	_	0	0.1	_	0.1	_	0.1	V
		$V_I = V_{IH} \text{ or } V_{IL};$ $I_O = 4.0 \text{ mA}$	4.5	_	0.15	0.26	_	0.33	_	0.4	V
		$V_I = V_{IH}$ or V_{IL} ; $I_O = 5.2$ mA	6.0	_	0.16	0.26	_	0.33	_	0.4	V
ILI	input leakage current	$V_I = V_{CC}$ or GND	6.0	_	_	±0.1	_	±1.0	_	±1.0	μΑ
I _{CC}	quiescent supply current	$V_I = V_{CC}$ or GND; $I_O = 0$	6.0	_	_	1.0	_	10	_	20	μΑ

Dual 2-input NOR gate

74HC2G02; 74HCT2G02

Type 74HCT2G02

Over recommended operating conditions; voltages are referenced to GND (ground = 0 V).

		TEST CONDI	TIONS	T _{amb} (°C)							
SYMBOL	PARAMETER	OTHER	V 00	25			-40 to +85		-40 to +125		UNIT
		OTHER	V _{CC} (V)	MIN.	TYP.	MAX.	MIN.	MAX.	MIN.	MAX.	
V _{IH}	HIGH-level input voltage		4.5 to 5.5	2.0	1.6	_	2.0	_	2.0	_	V
V _{IL}	LOW-level input voltage		4.5 to 5.5	_	1.2	0.8	_	0.8	_	0.8	V
V _{OH}	HIGH-level output voltage	$V_I = V_{IH} \text{ or } V_{IL};$ $I_O = -20 \mu A$	4.5	4.4	4.5	_	4.4	_	4.4	_	V
		$V_I = V_{IH} \text{ or } V_{IL};$ $I_O = -4.0 \text{ mA}$	4.5	4.18	4.32	_	4.13	_	3.7	_	V
V _{OL}	LOW-level output voltage	$V_I = V_{IH} \text{ or } V_{IL};$ $I_O = 20 \mu\text{A}$	4.5	_	0	0.1	_	0.1	_	0.1	V
		$V_I = V_{IH} \text{ or } V_{IL};$ $I_O = 4.0 \text{ mA}$	4.5	_	0.15	0.26	_	0.33	_	0.4	V
ILI	input leakage current	$V_I = V_{CC}$ or GND	5.5	_	_	±0.1	_	±1.0	_	±1.0	μΑ
I _{CC}	quiescent supply current	$V_I = V_{CC}$ or GND; $I_O = 0$	5.5	_	_	1.0	_	10	_	20	μΑ
ΔI_{CC}	additional supply current per input	$V_I = V_{CC} - 2.1 \text{ V};$ $I_O = 0$	4.5 to 5.5	_	_	300	_	375	_	410	μΑ

Dual 2-input NOR gate

74HC2G02; 74HCT2G02

AC CHARACTERISTICS

Type 74HC2G02

GND = 0 V; $t_r = t_f \le 6.0$ ns; $C_L = 50$ pF.

		TEST CONDITIONS		T _{amb} (°C)							
SYMBOL	PARAMETER	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	V _{CC} (V)		25			o +85	-40 to +125		UNIT
		WAVEFORMS		MIN.	TYP.	MAX.	MIN.	MAX.	MIN.	MAX.	
t _{PHL} /t _{PLH}	propagation delay	see Figs 5 and 6	2.0	_	26	75	_	95	_	110	ns
	nA, nB to nY		4.5	_	9	15	_	19	_	22	ns
			6.0	_	8	13	_	16	_	20	ns
t _{THL} /t _{TLH}	output transition	see Figs 5 and 6	2.0	_	19	75	_	95	_	125	ns
	time		4.5	_	7	15	_	19	_	25	ns
			6.0	_	5	13	_	16	_	20	ns

Type 74HCT2G02


 $GND = 0 \ V; \ t_r = t_f \leq 6.0 \ ns; \ C_L = 50 \ pF.$


SYMBOL PARAMETER	PARAMETER	TEST CONDITIONS		T _{amb} (°C)							
		MANEEODMO	.,	25			-40 to +85		-40 to +125		UNIT
	WAVEFORMS	V _{CC} (V)	MIN.	TYP.	MAX.	MIN.	MAX.	MIN.	MAX.		
t _{PHL} /t _{PLH}	propagation delay nA, nB to nY	see Figs 5 and 6	4.5	_	12	19	_	24	_	29	ns
t _{THL} /t _{TLH}	output transition time	see Figs 5 and 6	4.5	_	6	15	_	19	_	22	ns

Dual 2-input NOR gate

74HC2G02; 74HCT2G02

AC WAVEFORMS





TEST	S ₁
t _{PLH} /t _{PHL}	open
t _{PLZ} /t _{PZL}	V _{CC}
t _{PHZ} /t _{PZH}	GND

Definitions for test circuit:

 C_L = load capacitance including jig and probe capacitance.

 R_{T} = termination resistance should be equal to the output impedance Z_{o} of the pulse generator.


Fig.6 Load circuitry for switching times.

Dual 2-input NOR gate

74HC2G02; 74HCT2G02

PACKAGE OUTLINE

TSSOP8: plastic thin shrink small outline package; 8 leads; body width 3 mm; lead length 0.5 mm SOT505-2



Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

0.08

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT505-2						02-01-16

2002 Jul 10 9

Dual 2-input NOR gate

74HC2G02; 74HCT2G02

SOLDERING

Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "Data Handbook IC26; Integrated Circuit Packages" (document order number 9398 652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering can still be used for certain surface mount ICs, but it is not suitable for fine pitch SMDs. In these situations reflow soldering is recommended.

Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several methods exist for reflowing; for example, convection or convection/infrared heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 to 250 °C. The top-surface temperature of the packages should preferable be kept below 220 °C for thick/large packages, and below 235 °C for small/thin packages.

Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
 - larger than or equal to 1.27 mm, the footprint longitudinal axis is preferred to be parallel to the transport direction of the printed-circuit board;
 - smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

 For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time is 4 seconds at 250 °C. A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to $300\ ^{\circ}$ C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

Dual 2-input NOR gate

74HC2G02; 74HCT2G02

Suitability of surface mount IC packages for wave and reflow soldering methods

PACKAGE ⁽¹⁾	SOLDERING METHOD	
PACKAGE	WAVE	REFLOW ⁽²⁾
BGA, LBGA, LFBGA, SQFP, TFBGA, VFBGA	not suitable	suitable
HBCC, HBGA, HLQFP, HSQFP, HSOP, HTQFP, HTSSOP, HVQFN, HVSON, SMS	not suitable ⁽³⁾	suitable
PLCC ⁽⁴⁾ , SO, SOJ	suitable	suitable
LQFP, QFP, TQFP	not recommended ⁽⁴⁾⁽⁵⁾	suitable
SSOP, TSSOP, VSO	not recommended ⁽⁶⁾	suitable

Notes

- 1. For more detailed information on the BGA packages refer to the "(LF)BGA Application Note" (AN01026); order a copy from your Philips Semiconductors sales office.
- 2. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the "Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods".
- 3. These packages are not suitable for wave soldering. On versions with the heatsink on the bottom side, the solder cannot penetrate between the printed-circuit board and the heatsink. On versions with the heatsink on the top side, the solder might be deposited on the heatsink surface.
- 4. If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- 5. Wave soldering is suitable for LQFP, TQFP and QFP packages with a pitch (e) larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- 6. Wave soldering is suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.

Dual 2-input NOR gate

74HC2G02; 74HCT2G02

DATA SHEET STATUS

DATA SHEET STATUS(1)	PRODUCT STATUS ⁽²⁾	DEFINITIONS
Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Changes will be communicated according to the Customer Product/Process Change Notification (CPCN) procedure SNW-SQ-650A.

Notes

- 1. Please consult the most recently issued data sheet before initiating or completing a design.
- 2. The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.

DEFINITIONS

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

DISCLAIMERS

Life support applications — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Dual 2-input NOR gate

74HC2G02; 74HCT2G02

NOTES

Dual 2-input NOR gate

74HC2G02; 74HCT2G02

NOTES

Dual 2-input NOR gate

74HC2G02; 74HCT2G02

NOTES

Philips Semiconductors – a worldwide company

Contact information

For additional information please visit http://www.semiconductors.philips.com. Fax: +31 40 27 24825 For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com.

© Koninklijke Philips Electronics N.V. 2002

SCA74

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

613508/01/pp16

Date of release: 2002 Jul 10

Document order number: 9397 750 09975

Let's make things better.

Philips Semiconductors



